国产精品久久久久久亚洲av-久久精品女人毛片国产-日韩av在线观看免费-国产一区二区在线视频免费观看-菠萝菠萝蜜在线视频在线播放-成人动漫一二三区在线观看-国产午夜视频男女免费网站-99re国产这里只有精品-国产一级精品色特级色国产

The SE9174C is a simple, cost-effective and high-speed linear regulator designed to generate termination voltage in double data rate (DDR) memory system to comply with the JEDEC SSTL_2 and SSTL_18 or other specific interfaces such as HSTL, SCSI-2 and SCSI-3 etc. devices requirements. The regulator is capable of actively sinking or sourcing up to 2A while regulating an output voltage to within 40mV. The output termination voltage cab be tightly regulated to track 1/2VDDQ by two external voltage divider resistors or the desired output voltage can be pro-grammed by externally forcing the REFEN pin voltage.

The SE9174C also incorporates a high-speed differential amplifier to provide ultra-fast response in line/load transient. Other features include extremely low initial offset voltage, excellent load regulation, current limiting in bi-directions and on-chip thermal shut-down protection.

The SE9174C are available in the PSOP-8 (Exposed Pad) surface mount packages.